



THERMAL NOTE

EN5365Q/EN5366Q DC-DC Converters

Thermal Characteristics

The Enpirion EN5365Q and EN5366Q DC-DC converters are packaged in 12x10x1.85mm 58-pin QFN packages that have the same thermal characteristics. The QFN packages are constructed with copper lead frames that have exposed thermal pads. The recommended maximum junction temperature for continuous operation is 125°C. Continuous operation above 125°C will reduce long-term reliability. The device has a thermal overload protection circuit designed to shut it off at an approximate junction temperature value of 150°C.

The silicon is mounted on a copper thermal pad that is exposed at the bottom of the package. The thermal resistance from the silicon to the exposed thermal pad is very low. In order to take advantage of this low resistance, the exposed thermal pad on the package should be soldered directly on to a copper ground pad on the printed circuit board (PCB). The PCB then acts as a heat sink. In order for the PCB to be an effective heat sink, the device thermal pad should be coupled to copper ground planes or special heat sink structures designed into the PCB (refer to the recommendations at the end of this note).

The junction temperature, T_J , is calculated from the ambient temperature, T_A , the device power dissipation, P_D , and the device junction-to-ambient thermal resistance, θ_{JA} in °C/W, as follows:

$$T_J = T_A + (P_D)(\theta_{JA})$$

The junction temperature, T_J , can also be expressed in terms of the device case temperature, T_C , and the device junction-to-case thermal resistance, θ_{JC} in °C/W, as follows:

$$T_J = T_C + (P_D)(\theta_{JC})$$

The device case temperature, T_C , is the temperature at the center of the exposed thermal pad at the bottom of the package.

The device junction-to-ambient and junction-to-case thermal resistances, θ_{JA} and θ_{JC} , are given in Table 1. The θ_{JC} is a function of the device design and is 1.5°C/W for the 58-pin QFN devices. The θ_{JA} is a function of user's system design parameters that include the thermal effectiveness of the customer PCB and airflow.

The θ_{JA} value of 20°C/W in Table 1 is for free convection with the device heat sunk to a copper plated four-layer PC board with a full ground and a full power plane following JEDEC EIJ/JESD 51 Standards. The θ_{JA} can be reduced with the use of forced air convection as shown in Figure 1. Because of the strong dependence on the thermal effectiveness of the PCB and the system design, the actual θ_{JA} value will be a function of the specific application.

Figure 2 gives the power dissipation values for these devices as a function of the output current for typical input voltages. The power dissipation at a given current value is primarily a function of the input voltage. Figure 3 gives the junction temperature rise as a function of the output current for typical input voltages.

Figure 4 provides the thermal de-rating curves for devices in the 12x10x1.85mm 58-pin package for typical V_{in} use conditions. The output current is given as a function of ambient temperature for a maximum operating junction temperature of 125°C and a typical θ_{JA} of 20°C/W. Figure 5 provides the same de-rating curves for 300 fpm airflow.

Table 1: Thermal Parameters

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Operating Ambient Temperature Range	T_{MAX}	-40		85	°C
Storage Temperature Range	T_{STG}	-65		150	°C
Operating Junction Temperature	T_J	- 40		125	°C
Thermal Shut off Temperature	T_S		150		°C
Thermal Resistance: Junction to Ambient (0 LFM)	θ_{JA}		20 ¹		°C/W
Thermal Resistance: Junction to Case	θ_{JC}		1.5		°C/W
MSL per JEDEC J-STD-020A Level 3			260		°C

Note 1: Follows JEDEC EIJ/JESD 51 Standards, the device heat sunk to a heavy copper plated four-layer PC board.

Recommendations

As noted earlier, the exposed thermal pad on the package should be soldered directly on to a copper ground land on a printed circuit board (PCB). The PCB then acts as a heat sink. In order for the PCB to be an effective heat sink, the device thermal pad should be coupled to copper ground planes or special heat sink structures designed into the PCB. Given below are recommended features for a thermally effective PCB:

1. The PCB should have a thermal land on the surface of the PCB for soldering to the thermal pad on the device. The PCB thermal land should be equal to the device thermal pad.
2. In the thermal land area, the PCB should have thermal vias that connect to one or more ground planes on the PCB.
3. The ground plane should be placed as close to the surface as possible (<0.25mm) to minimize the thermal path from the thermal land to the ground plane.
4. A four-layer PC board is preferred. However, if a double sided board is used the thermal vias should terminate into a grounded area on the other side of the PCB. This grounded area should be made as large as possible. The board should be as thin as possible to make the thermal via length as short as possible.
5. The thermal vias should have a solid connection to the ground plane. Web or spoke connection methodology should not be used, as this will increase the thermal resistance.
6. The PCB should have a full copper plated power plane in addition to the full copper ground plane.
7. The drilled diameter of the thermal via in the PCB should be 0.3mm or less.
8. The total copper cross-sectional area in the vias relative to the PCB thermal land area should be maximized by an appropriate choice of the thermal via diameter, pitch and distribution. For the EN5335Q and EN5336 devices, one should be able to put around 40 thermal vias in the thermal land area. One should also put as many vias as possible beyond the thermal land area to improve heat conduction to the thermal ground plane.
9. Use the thickest possible copper plating in the thermal vias (1oz).
10. Use the thickest possible copper plating on every layer (1oz inner layers, & 2oz outer layers).
11. Fill all unused areas on every layer of the PCB with copper, and use as many electrical and thermal vias as possible throughout the PCB.
12. Use wide traces and multiple vias as interconnect between layers for high current nodes. This will reduce i^2R heating and increase surface area for convective cooling.

Refer to Figure 6 for the description of the 12x10x1.85mm 58-pin package and the thermal pad.



Figure 1: Junction to Ambient Thermal Resistance as Function of Airflow




Figure 2: Power Dissipation vs Output Current




Figure 3: Junction Temperature Rise vs Output Current, No Airflow




Figure 4: Maximum Output Current vs Ambient Temperature, No Airflow ($T_{JMAX} = 125^\circ\text{C}$)






Figure 5: Maximum Output Current vs Ambient Temperature, 300 fpm Airflow ($T_{JMAX} = 125^{\circ}C$)



EN5365Q/EN5366Q THERMAL NOTE

Rev 1.0 – October 2006

Figure 6: Enpirion 12x10x1.85mm 58-pin QFN Package and Thermal Pad Layout. Thermal pad should be soldered to the printed circuit board and connected to the ground plane



Contact Information

Enpirion, Inc.
685 Route 202/206
Suite 305
Bridgewater, NJ 08807
Phone: 908-575-7550
Fax: 908-575-0775

Enpirion reserves the right to make changes in circuit design and/or specifications at any time without notice. Information furnished by Enpirion is believed to be accurate and reliable. Enpirion assumes no responsibility for its use or for infringement of patents or other third party rights, which may result from its use. Enpirion products are not authorized for use in nuclear control systems, as critical components in life support systems or equipment used in hazardous environment without the express written authority from Enpirion.

